# Zhaori Bi, Ph.D.



# Employment

Jun. 2021 –	Assistant Professor, State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai
Jun. 2018 – Jun. 2021	Assistant Researcher, National Clinical Research Center for Aging and Medicine, Huashan Hospital, Fudan University, Shanghai
Jun. 2016 – Aug. 2016	<b>Design Automation Engineer Intern,</b> AMS-AG, Plano, TX
Jun. 2013 – May 2017	<b>Teaching Assistant,</b> The University of Texas at Dallas.
Education	
Aug. 2013 – Dec. 2017	Ph.D. Computer Engineering The University of Texas at Dallas, Richardson, TX., Advisor: Dr. Dian Zhou Thesis: Efficient and Quality Assured Techniques for Analog Circuit Design Au- tomation
Aug. 2011 – May 2013	M.Sc. Electrical Engineering The University of Texas at Dallas, Richardson, TX., Advisor: Dr. Dian Zhou Thesis: Near Field Communication System Design with A Circuit Implementation
Sep. 2009 – Jun. 2011	<b>B.A.(Second Degree), English Language and LiteratureLetters</b> Huazhong University of Science and Technology, Wuhan, Hubei.
Sep. 2007 – Jun. 2011	<b>B.Eng., Electronic Information Engineering</b> Wuhan University of Technology, Wuhan, Hubei.
Fund	
2024 – 2026, lead 📕	<b>Young Scientists Fund 62304052 (¥300k)</b> National Natural Science Foundation of China (NSFC)
2023 – 2024, lead 📕	General Research Project Fund (¥400k) State Key Laboratory of Integrated Chips and Systems
2019 – 2022, lead 📃	<b>Shanghai Sailing Program 19YF1405600 (¥200k)</b> The Science and Technology Commission of Shanghai Municipality (STCSM)
Service	
Associate Editor	VLSI, Integration since 2023.7
Session Chair	IEEE ASP-DAC/ASICON 2023/2023
TPC Member	IEEE APCCAS 2018

## Service (continued)

Reviewer 📕 IEEE TBE/TCAD/TCAS-II, ACM TODEAS

since 2018

# Teaching 2013 – 2018 (UTDallas TA) EE2310 Introduction to Digital Systems EE3320 Digital Circuits EE3120 Digital Circuits Labs EE5325 Hardware Modeling using HDL EE6301 Advance Digital Logic EE6302 Microprocessor System Labs

2018 – Current (FDU AP) MICR130037 EDA system software analysis and design methodology MICR130038 Fundamentals of Computer Software INFO820021 Analog Circuit CAD Design

EE6306 Application Specific Integrated Circuit Design

### Awards

2023

Honorable Mention Award, IEEE ICCAD CAD 2023 Problem C.
 1st place Award, OpenDACs 2023 Competition.

### Research Publications (Corresponding author \* / Co-first author #)

### **Conference Proceedings**

- T. Gu, R. Lyu, **Z. Bi**\*, C. Yan, F. Yang, D. Zhou, T. Cui, X. Liu, Z. Zhang, and X. Zeng, "HiMOSS: A novel high-dimensional multi-objective optimization method via adaptive gradient-based subspace sampling for analog circuit sizing," in *2024 61th ACM/IEEE Design Automation Conference (DAC 24)*, IEEE, 2024.
- 2 H. Sun, **Z. Bi**\*, W. Jiang, Y. Lu, C. Yan, F. Yang, W. Hu, S.-G. Wang, D. Zhou, and X. Zeng, "EVDMARL: Efficient value decomposition-based multi-agent reinforcement learning with domain-randomization for complex analog circuit design migration," in *2024 61th ACM/IEEE Design Automation Conference* (*DAC 24*), IEEE, 2024.
- A. Zhao, X. Wang, Z. Lin, **Z. Bi**\*, X. Li, C. Yan, F. Yang, L. Shang, D. Zhou, and X. Zeng, "cVTS: A constrained voronoi tree search method for high dimensional analog circuit synthesis," in *2023 60th* ACM/IEEE Design Automation Conference (DAC 23), IEEE, 2023.
- 4 R. Lyu, A. Zhao, Y. Meng, K. Zhu, **Z. Bi**\*, C. Yan, F. Yang, D. Zhou, and X. Zeng, "Revisiting sensitivity-based analog sizing with derivative-aware bayesian optimization and error-suppressed adjoint analysis," in *2024 ACM/IEEE International Conference on Computer-Aided Design (ICCAD 24)*, IEEE, 2024.
  - X. Zhao, T. Gao, A. Zhao, **Z. Bi**\*, C. Yan, F. Yang, S.-G. Wang, D. Zhou, and X. Zeng, "ROI-HIT: Region of interest-driven high-dimensional microarchitecture design space exploration," in *2024 CODES+ISSS* (*ESWEEK 24*), IEEE, 2024.
- T. Gu, J. Wang, **Z. Bi**<sup>\*</sup>, C. Yan, F. Yang, Y. Qin, T. Cui, and X. Zeng, "Tss-bo: Scalable bayesian optimization for analog circuit sizing via truncated subspace sampling," in *2024 Design, Automation and Test in Europe Conference (DATE 24)*, IEEE, 2024, p. 1.

Y. Meng, R. Lyu, Z. Bi\*, C. Yan, F. Yang, W. Hu, D. Zhou, and X. Zeng, "Circuits physics constrained predictor of static ir drop with limited data," in 2024 Design, Automation and Test in Europe Conference (DATE 24), IEEE, 2024, p. 1. X. Zhao, Z. Bi\*, C. Yan, F. Yang, Y. Lu, D. Zhou, and X. Zeng, "Synchronous batch constrained multi-objective bayesian optimization for analog circuit sizing," in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC 24), IEEE, 2024, p. 1. R. Lyu, Y. Meng, A. Zhao, Z. Bi\*, K. Zhu, F. Yang, C. Yan, D. Zhou, and X. Zeng, "A study on exploring and exploiting the high-dimensional design space for analog circuit design automation," in 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC 24), IEEE, 2024, p. 1. J. Zhao, C. Yan, Z. Bi, F. Yang, X. Zeng, and D. Zhou, "A novel and efficient bayesian optimization 10 approach for analog designs with multi-testbench," in 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC 22), IEEE, 2022, pp. 86-91. X. Fu, C. Yan, Z. Bi, F. Yang, D. Zhou, and X. Zeng, "A batch bayesian optimization approach for analog 11 circuit synthesis based on multi-points selection criterion," in 2022 IEEE International Symposium on Circuits and Systems (ISCAS 22), IEEE, 2022, pp. 2886-2890. Z. Yiyang, L. Li, R. Lyv, Z. Bi\*, C. Yan, and X. Zeng, "HD-MCTS: An analog circuit optimization 12 algorithm based on high-dimensional monte carlo tree search," in 2022 IEEE International Symposium of EDA (ISEDA 24), IEEE, 2024. 13 W. Li, Z. Bi\*, and X. Zeng, "High-dimensional analog circuit sizing via bayesian optimization in the variational autoencoder enhanced latent space," in 2022 IEEE International Symposium of EDA (ISEDA 24), IEEE, 2024. P. Dong, R. Lyu, C. Wang, J. Chen, L. Jiang, C. Lan, Z. Bi\*, and C. Yan, "Automated design of analog 14 circuits based on parallel trust region bayesian optimization," in 2022 IEEE International Symposium of EDA (ISEDA 24), IEEE, 2024. J. Shen, F. Yang, L. Shang, C. Yan, Z. Bi, D. Zhou, and X. Zeng, "Topology optimization of operational amplifiers using a performance-aware representation," in 2022 IEEE International Symposium of EDA (*ISEDA 24*), IEEE, 2024. C. Lan, X. Wang, Z. Jiang, H. Pan, K. Zhu, Z. Bi, C. Yan, and X. Zeng, "On accelerating domain-specific 16 mc-ts with knowledge retention and efficient parallelization for logic optimization," in 2022 IEEE International Symposium of EDA (ISEDA 24), IEEE, 2024. 17 M. Li, Z. Bi, D. Zhou, and X. Zeng, "Analog circuit performance bound estimation based on extreme value theory," in 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS 15), IEEE, 2015, pp. 1-4. Z. Bi, W. Li, D. Zhou, X. Zeng, and S.-G. Wang, "Mixed-signal system verification by 18

### **Journal Articles**

T. Gu, W. Li, A. Zhao, **Z. Bi**\*, X. Li, F. Yang, C. Yan, W. Hu, D. Zhou, T. Cui, *et al.*, "BBGP-sDFO: Batch bayesian and gaussian process enhanced subspace derivative free optimization for high-dimensional analog circuit synthesis," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* (*TCAD 24*), 2024.

systemc/systemc-ams and hsim-vcs in near field communication tag design," in 2013 IEEE 10th

International Conference on ASIC (ASCION 13), IEEE, 2013, pp. 1-4.



Z. Chen, J. Cai, C. Yan, **Z. Bi**\*, Y. Ma, B. Yu, W. Hu, D. Zhou, and X. Zeng, "Pneurfill: Enhanced neural network model-based dummy filling synthesis with perimeter adjustment," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD 24)*, 2024.



**Z. Bi**, Efficient and Quality Assured Techniques for Analog Circuit Design Automation. The University of Texas at Dallas, 2017.

**Z. Bi**, *Near field communication system design with a circuit implementation*. The University of Texas at Dallas, 2013.