news

Oct 15, 2024 Our paper titled "A RISC-V PPA-fusion Cooperative Optimization Framework Based on Hybrid Strategies" has been accepted with 2024 IEEE Transactions on Very Large Scale Integration Systems.!
Oct 10, 2024 Our paper titled "Risk‐stratified management of cervical high‐grade squamous intraepithelial lesion based on machine learning" has been accepted with 2024 Journal of Medical Virology!
Oct 10, 2024 Our paper titled "pPIRW: An Efficient and Accurate Pre-calculation Path Integral Random Walk Solver for Steady-State Thermal Simulation With Robin Boundary Conditions" has been accepted with 2024 TCAD!
Sep 10, 2024 Our paper titled "ATOM:An Automatic Topology Synthesis Framework for Operational Amplifiers" has been accepted with 2024 TCAD!
Sep 10, 2024 Our paper, titled 'HD-MCTS:An Analog Circuit Optimization Algorithm Based on High-Dimensional Monte Carlo Tree Search,' was awarded the Best Paper at the 2024 2nd International Symposium on Electronics Design Automation (ISEDA).
Sep 10, 2024 Our paper titled "VTSMOC:An Efficient Voronoi Tree Search Boosted Multi-objective Bayesian Optimization with Constraints for High-dimensional Analog Circuit Synthesis" has been accepted with 2024 TCAD!
Jul 10, 2024 Our paper titled "ROI-HIT: Region of Interest-driven High- dimensional Microarchitecture Design Space Exploration" has been accepted with 2024 ESWEEK!
Jul 6, 2024 Our paper titled "Revisiting sensitivity-based analog sizing with derivative-aware Bayesian optimization and error-suppressed adjoint analysis" has been accepted with 2024 ICCAD!
May 6, 2024 Our paper titled "Exploring High-dimensional Search Space via Voronoi Graph Traversing" has been accepted with 2024 UAI!
Apr 3, 2024 We won the OpenDACs 2023 Competition 1st place Award!
Mar 16, 2024 Our paper titled "EVDMARL: Efficient Value Decomposition-based Multi-Agent Reinforcement Learning with Domain-Randomization for Complex Analog Circuit Design Migration" has been accepted with 2024 61th DAC!
Mar 16, 2024 Our paper titled "HiMOSS: A Novel High-Dimensional Multi-Objective Optimization Method via Adaptive Gradient-Based Subspace Sampling for Analog Circuit Sizing" has been accepted with 2024 61th DAC!
Feb 2, 2024 Our paper titled "D3PBO Dynamic Domain Decomposition based Parallel Bayesian Optimization for Large-scale Analog Circuit Sizing" has been accepted with ACM Transactions on Design Automation of Electronic Systems!
Dec 2, 2023 Our paper titled "Circuits Physics Constrained Predictor of Static IR Drop with Limited Data" has been accepted with 2024 DATE!
Dec 2, 2023 Our paper titled "tSS-BO: Scalable Bayesian Optimization for Analog Circuit Sizing via Truncated Subspace Sampling" has been accepted with 2024 DATE!
Dec 1, 2023 Our paper titled "Asynchronous Batch Constrained Multi-Objective Bayesian Optimization for Analog Circuit Sizing" has been accepted with 2024 29th ASP-DAC!
Dec 1, 2023 Our paper titled "A Study on Exploring and Exploiting the High-dimensional Design Space for Analog Circuit Design Automation"(Invited Paper) has been accepted with 2024 29th ASP-DAC!
Nov 1, 2023 We won the IEEE ICCAD CAD 2023 Problem C Honorable Mention Award!
Jul 1, 2023 I joined Integration, the VLSI journal as an Associate Editor.
Jun 7, 2023 Our paper titled "cVTS:A Constrained Voronoi Tree Search Method for High Dimensional Analog Circuit Synthesis" has been accepted with 2023 60th DAC!